This paper explores the concept of an analog memristive device based on reversible electrochemical deposition and deplating of a submonolayer metal layer on a 10 8 Ω resistive bar. Initial feasibility experiments demonstrate a continuous resistance change by seven orders of magnitude during physical vapor deposition of Cu on TaNx/SOI, with the most promising range from 5.6 × 10 7 to 1.1 × 10 7 Ω/◽ during a 0.64 monolayer Cu deposition. Cyclic electrochemical deposition and deplating of Cu on a metal seed on SiO 2 in a 0.01M CuSO 4 /H 2 SO 4 pH 1.4 solution demonstrates a reversible resistance variation with a minimum of 10 ± 1 discrete resistance states. These initial results are promising but also reveal a key materials challenge: the need for controlled and reversible electrochemical deposition/deplating of a submonolayer metal on the surface of a relatively high resistivity (≥10 −2 Ω m) material.
The programmable nonvolatile resistance of memristive devices [1] [2] [3] has the potential to facilitate the development of neuromorphic computing systems, where the analog of the biological synapse 4-6 is a nanoscale conductor with a continuously variable analog resistance that can encompass many discrete resistance states and can be repeatedly and reversibly programed with an electrical signal. 7 Arrangement of memristors in crossbar arrays promises massively parallel energy-efficient analog matrix operations, [8] [9] [10] [11] where the weights represented by the resistance states are adjusted in parallel through backpropagation algorithms 12 and the intrinsic colocation of storage and computation boosts the connectivity and function density to approach those of biological systems. 13 Hardware implementation of such resistive devices has been demonstrated with a variety of approaches, including filamentary devices, [14] [15] [16] [17] [18] phase transition materials, [19] [20] [21] [22] ferroelectric tunnel junctions, 23, 24 conductive-bridging random access memory, 25, 26 polarization based ferroelectric field effect transistors (FET), 27 magnetization switching MRAM devices, 28 and electrochemical memristive devices. [29] [30] [31] [32] Each approach has its unique strength but also technical limitations and challenges ranging from stochastic abrupt resistance changes 33 to asymmetric weight changes, 34 high write voltages and currents, 35 limited endurance and retention, slow resistance recovery, 36 limited reversibility, 37 and limited scalability or speed. 38 Existing electrochemical memristor implementations are based on lithium ion (Li + ) intercalation into tungsten oxide (WO 3 ), 29 reversible injection of hydrogen ions (H + ) into WO 3 , 39 Li + ion and sodium ion (Na + ) dopant intercalation in rare-earth perovskite nickelates like SmNiO 3 , EuNiO 3 , and NdNiO 3 , 30 introduction of Li + ions into Li 1−x CoO 2 either from a solid electrolyte 40 or a liquid electrolyte, 41 reversible modulation of Li concentrations between graphene layers, 31 Li + ion transport between an anode and cathode as in a battery, 32 reversible changes in doping levels of organic (conducting polymer) compounds, 42 reversible proton penetration into organic electrochemical devices, 43 and directed Cu ion diffusion in a solid medium. 44 All these implementations rely on ion transport in the bulk of a resistive host material. In contrast, we envision an analog memristive device based on metal deposition onto the surface of a resistor, similar to what has previously been reported for a binary atomic-scale switching device. 45 Such surface deposition has the potential to yield faster writing speeds than devices that require bulk diffusion and/or promises smaller read-cycle transients than devices that rely on fast diffusion rates in the memristor channel. In addition, deposition on the surface does not require any atomic-level structural changes to the resistor, which promises a higher reversibility and endurance in comparison to intercalation or doping that cause volumetric changes of the resistor and associated degradation effects. Third, a submonolayer of metal on a resistor acts as a parallel conductor such that the device resistance is expected to vary linearly with metal coverage in the idealized case of 2D growth below the percolation threshold.
Thus, in this letter, we explore the idea of an electrochemical memristive device based on reversible deposition and deplating of small quantities of metal on the surface of a high-resistance material to substantially alter the overall resistance. We first present experimental results using physical vapor deposition and in situ transport measurements, demonstrating that submonolayer Cu deposition on TaNx/silicon-on-insulator (SOI) exhibits the envisioned large resistance variation. Second, we show initial cyclic electrochemical experiments demonstrating reversible and continuous resistance changes during Cu deposition and deplating on metal seeds on SiO 2 , accessing a minimum of ten discrete resistance states. Third, we briefly describe our initial thoughts on device implementation and discuss order-of-magnitude estimates for the realization of such devices as synapses for neuromorphic applications.
As a first step in exploring the idea of submonolayer metal deposition for potential memristor applications, we measure the resistance change during Cu deposition on a resistive substrate. This is implemented by physical vapor deposition of Cu on a substrate consisting of a 3 nm thick TaNx layer on a 55 nm siliconon-insulator (SOI) layer, as illustrated in the inset in Fig. 1(a) . The TaNx/SOI stack exhibits a measured sheet resistance of 5.6 × 10 7 Ω/◽. The Cu is deposited by direct current magnetron sputtering in a three chamber ultrahigh vacuum system with a base pressure below 10 −9 Torr, 46,47 using a 7.0 mTorr 99.999% Ar atmosphere, a constant magnetron power of 40 W, and a ported shutter in front of a 5-cm-diameter 99.999% pure Cu target that limits the deposition rate to 14.5 nm/h, as measured by x-ray reflectivity. The Cu deposition was done stepwise, with the first step corresponding to a nominal Cu thickness of 0.004 nm which equals 0.02 monolayers (ML). The deposition time of subsequent steps was increased such that the nominal cumulative Cu thickness is doubled after each step, leading to a total Cu thickness of 33 nm after 14 deposition steps. Between Cu deposition steps, the sample was transferred in vacuum to an analysis chamber for in situ electron transport measurements using a spring loaded linear 4-point probe with a 1 mm interprobe spacing, 48, 49 operated using a Keithley 2182A nanovoltmeter and a Keithley 6220 precision current source, providing a current of 0.1 μA-1 mA which was adjusted to accommodate the large range of measured resistances during our experiments. We note that the macroscopic interprobe spacing is five orders of magnitude larger than the lateral Cu nuclei size of 5-20 nm such that the measured resistance in these experiments in the subpercolation regime is an average over the covered and pristine substrate. Figure 1 (a) is a plot of the measured sheet resistance Rs of a TaNx/SOI stack as a function of the nominal thickness d Cu of Cu deposited on the surface. It is plotted on a double-logarithmic scale to show the seven orders of magnitude decrease in the measured Rs as d Cu is increased by three orders of magnitude. More specifically, Rs decreases from 5.6 × 10 7 Ω/◽ for the pristine TaNx/SOI substrate to 5.5 × 10 7 Ω/◽ after deposition of 0.02 ML Cu, Rs = 2.4 × 10 5 Ω/◽ for d Cu = 1.2 nm, and Rs = 1.6 Ω/◽ for d Cu = 33 nm. The plot suggests a change in the slope at d Cu = 0.2 nm and a discontinuity with a three-orders-of-magnitude drop in Rs between d Cu = 4 and 8 nm. The reasons for these two features are not investigated yet but may be attributed to a transition from island nucleation to island growth for the former and to coalescence of three-dimensional islands to form a continuous layer for the latter. We note that the resistivity ρ = 5.3 μΩ cm of the thickest (d Cu = 33 nm) layer is three times larger than the bulk Cu resistivity, which is attributed to the well-known resistivity size effect. 50, 51 We consider the data in the submonolayer regime to be the most interesting for our envisioned memristor application. Therefore, we replot the first six data points corresponding to d = 0.02-0.64 ML as shown in Fig. 1(b) . This plot shows the sheet conductance Gs = 1/Rs vs d Cu in a linear scale. The measured Gs increases by a factor five from 1.8 × 10 −8 (Ω/◽) −1 for the TaNx coated SOI substrate ARTICLE scitation.org/journal/apm to 8.9 × 10 −8 (Ω/◽) −1 for d Cu = 0.13 nm (0.64 ML). The increase is nearly linear with an average effective resistivity d(d Cu )/dGs of the Cu film of 0.0018 Ω m in this submonolayer regime. The inset in Fig. 1(b) is an atomic force micrograph (AFM) from a layer with d Cu = 0.32 nm, corresponding to just 1.6 ML. Thus, this micrograph reflects the morphology in the island growth stage, i.e., after island nucleation but before coalescence, such that the observed island density reflects the saturation nuclei density. It shows islands which are 5-15 nm wide and 0.2-0.6 nm high and separated by ∼20 nm, yielding a measured root-mean-square roughness of 0.14 nm. We note that the contrast in this micrograph has been digitally amplified by adjusting the z-scale to make the relatively smooth surface morphology visible, leading to a slightly diffused image associated with the small total thickness and the complete oxidation of the layer during exposure to air and humidity during AFM analysis.
The second step in exploring the feasibility of our memristor concept looks at the reversible resistance change during electrochemical deposition and deplating of Cu. The electrochemical experiments were carried out using an analytical grade (no further purification) 0.01M CuSO 4 /H 2 SO 4 solution plating bath prepared using pure Milli-Q water from Millipore Sigma with 18 MΩ cm resistivity, yielding an electrolyte with a pH of 1.4 and a resistance of 2.1 × 10 3 Ω at a platinum (Pt) electrode separation of 1 cm. A Gamry Interface 1000 potentiostat was employed to control the three-electrode configuration, where the reference electrode was a saturated calomel electrode [saturated KCl, 0.242 V with respect to a standard hydrogen electrode (SHE) at 25 ○ C], the counter electrode was a 1-in. diameter platinum gauze electrode with a 52-mesh (355 μm sieve hole size) that permits easier escape of disengaged gases, and the working electrode is a TaNx/SOI or a Cu/Ti/SiO 2 substrate, which represents the variable memristor in our envisioned device. Deposition and deplating currents were applied between the working electrode and the counter electrode, and the voltage was measured between the working electrode and the reference electrode. The voltage drop between working and reference electrodes was minimized by reducing the distance between these electrodes to 5 mm, which was ten times smaller than the distance between working and counter electrodes. Figure 2 (a) is a scanning electron micrograph showing electrodeposited Cu nuclei on a TaNx/SOI substrate, obtained using a PHI 700 scanning Auger nanoprobe operated in secondary electron mode with a 10 keV 10 nA incident beam. Cu electrodeposition was done potentiostatically at a constant −2.5 V with respect to the open circuit potential, which yielded an average plating current of −5.7 mA for 300 s. The working electrode resistance was measured using four 12 × 2 mm 2 250-nm-thick Cu contacts that were e-beam evaporated on the 30 × 15 mm 2 TaNx/SOI prior to electrodeposition. The micrograph shows dendritic 100-500 nm wide Cu islands. Elemental mapping (not shown) using Auger electron spectroscopy indicates that the dark area in the micrograph is the substrate surface evidenced by Ta, N, and Si peaks while the bright areas exhibit Cu peaks, indicating that the Cu forms three-dimensional (3D) islands. Such 3D growth is expected based on the reduction potential of the Cu 2+ /Cu redox couple and the substrate-electrolyte interface charge transfer kinetics 52, 53 and is caused by the relatively low density of states at the Fermi level of the TaNx/SOI substrate. Such 3D growth is consistent with our envisioned memristor concept and facilitates a continuously changing surface coverage and multiple distinct resistance states. However, a too strong deviation from 2D growth may cause nonlinearity in the resistance vs d Cu relationship. In addition, we note that the surface coverage on this sample was not uniform. More specifically, most electroplated Cu was deposited on and near the evaporated Cu contacts, yielding areas with uniform Cu island ARTICLE scitation.org/journal/apm density and island size [as shown in Fig. 2(a) ] that extend approximately 1 mm beyond the edge of the Cu contact, while the surface farther from the contacts had a considerably lower Cu coverage. This is attributed to potential gradients across the resistive 5.6 × 10 7 Ω/◽ TaNx/SOI substrate. In order to reduce these potential gradients and facilitate uniform electrochemical Cu deposition and deplating, subsequent experiments employ a continuous Cu seed layer that was evaporated on an evaporated Ti adhesion layer on insulating SiO 2 substrates. Figure 2 (b) is a plot of the resistance of a microbar resistor as a function of electrochemical deposition/deplating cycle number. Microbars, 250 μm long and 5 μm wide, consisting of a 50 nm thick Cu seed layer on top of a 50 nm thick Ti adhesion layer were fabricated by e-beam evaporation of Ti onto a glass slide followed by ultra violet (UV) optical lithography patterning and reactive ion etching to remove Ti, and subsequent Cu seed layer deposition by e-beam evaporation onto a lithographic microbar pattern followed by lift off. A micrograph of the resulting bar and a small portion of two evaporated 50-nm-thick 5 × 2 mm 2 Ti electrodes are shown as an inset (bottom right) in Fig. 2(b) . This microbar is the working electrode during galvanostatic Cu deposition and deplating steps of 50 s, with a fixed deposition/deplating current of −0.5 mA and +0.5 mA, respectively. After each step, the resistance of the microbar between the two Ti contacts was measured while keeping the sample immersed in the electrolyte. A schematic of the experimental setup (not to scale) is shown as the top left inset, illustrating that a potential is applied between the counter electrode and the left bottom Ti contact to achieve a write (deposition or deplating) step, while a potential between the two bottom contacts is applied to measure the resistance of the variable resistor. The plot in Fig. 2(b) indicates that each deposition step results in a 4%-5% resistance decrease, while the subsequent deplating step results in a 6%-8% increase in R. This led to an increase in the bar resistance from 2.5 kΩ at the beginning of the experiment to 3.4 kΩ after 26 half-cycles. We attribute this increase to the absence of competing side reactions during deplating (oxidation) as compared to competitive H 2 gas evolution during Cu deposition. The higher depletion rate ultimately causes deplating (oxidation) of the nucleation and adhesion layers (Cu and Ti), resulting in a nonreversible resistance increase and ultimate failure of the microbar device in Fig. 2(b) . This asymmetry problem can be resolved by adjustments in the deposition/deplating currents and/or times, as shown below, or possibly also by controlling the applied potential during deposition to suppress competing hydrogen evolution reactions. Here, we briefly discuss the resistivity of the microbar as well as the amount of electrodeposited Cu. The 50-nm Cu seed layer has an estimated resistivity of 2.5 × 10 −6 Ω m, based on the measured R = 2.50 kΩ prior to electrodeposition and neglecting parallel conduction through the Ti adhesion layer. This resistivity is two orders of magnitude above the value for bulk Cu, consistent with the underdense microstructure expected for an evaporated Cu layer. The first electrodeposition step reduces R to 2.36 kΩ, which suggests an electrodeposited Cu thickness of 3.0 nm, assuming that the Cu resistivity remains the same. A 3-nm-layer on a 1250 μm 2 area corresponds to 3.2 × 10 11 Cu atoms or a deposition charge of 1.02 × 10 −7 C. The actual deposition charge for these experiments is 2.5 × 10 −2 C, which is five orders of magnitude larger. This is primarily attributed to the majority of the Cu being deposited on the Ti contact electrodes, which have an approximately 10 4 times larger surface area than the microbar and were for these initial experiments not covered with a protective insulating layer.
The retention of a microbar device was explored by interrupting the cyclic electrodeposition and deplating and continuously measuring the resistance for 30 min while keeping the device immersed in the electrolyte. This was done for a device that exhibits R = 146.6 Ω after a −0.5 mA 180 s deposition step. The measured resistance increased slightly (by 2.5%) to 150.2 Ω during the first 15 min but then decreased again to 147.4 Ω during the following 15 min, corresponding to a maximum relative (i.e., normalized to initial value) drift of 3 × 10 −5 s −1 and an average drift of 3 × 10 −6 s −1 during the 30 min of the experiment. A subsequent deplating step leads to a 4.6 times higher resistance of R = 680 Ω and a similarly measured maximum relative drift of −1.2 × 10 −5 s −1 . These measurements do not reveal any systematic resistance drift or asymmetric transients in our devices, which is a positive outcome with regard to retention considerations discussed below. Figure 2 (c) shows the measured reversible resistance during a cyclic deposition/deplating experiment where the total deposition time was increased (by ∼20%) over the deplating time to correct for the asymmetry in deposition and deplating rates discussed above. The plot shows the sheet resistance as a function of electrochemical Cu deposition/deplating onto a glass slide that was covered over a 25 × 8 mm 2 area with an e-beam evaporated 50 nm thick Cu seed layer on top of a 50 nm thick Ti adhesion layer. Galvanostatic deposition and deplating of Cu was performed with fixed currents of −1.0 and +1.0 mA, respectively, resulting in Rs varying between 0.20 and 0.42 Ω/◽. The resistance was measured at each 50 s interval using four evaporated 2 × 12 mm 2 250-nmthick Ti contacts, which were equally spaced and were employed as a linear 4-point probe. Each plotted data point in Fig. 2(c) corresponds to a single discrete resistance measurement. The plot shows 11 distinct resistance states during deposition and 9 states during deplating. The difference between deposition and deplating is an artifact of our measurement, which keeps both the current and the time-per-step constant and corrects for the slower resistance change during deposition with two additional deposition steps. Alternatively, one could adjust current or deposition time to achieve a symmetric memristor function and demonstrate access of the identical resistance states during both deposition and deplating write-steps.
We like to discuss now to what extent the presented results of our exploratory experiments may be applicable toward the development of an electrochemical memristive device based on submonolayer metal deposition and deplating. For this purpose, we briefly describe the envisioned device, followed by a discussion on the required properties. Figure 3 illustrates a possible arrangement of the envisioned three-terminal electromechanical memristor synapse. The resistive element is, for example, a 100 nm long and 10 nm wide Si bar, with a target resistance of 10 8 Ω. It connects orthogonal cross bars A and B, and its resistance defines the synapse "weight" during a read operation. In contrast, during a write operation, the potential between cross bars A and C determines if there is electrochemical metal deposition on the resistor and deplating on the counter electrode or vice versa, resulting in a resistance decrease or increase, respectively. This implementation requires two buried levels of interconnects as well as vertical plugs which connect the interconnects to a counter electrode and a resistive element that are in direct contact with the electrolyte. The electrolyte in our experiments is liquid. However, we envision that a similar device geometry could be implemented using a solid electrolyte, which may improve compatibility with existing Si integrated circuit processing and designs. The desirable performance metrics for synaptic devices have been defined in review articles by Yu 10 and Gokmen and Vlasov. 11 In the following, we discuss these metrics in the context of our envisioned device:
(1) Device size: The proposed device dimensions in these review articles are <10 nm and 0.04 μm 2 , respectively. The envisioned device in Fig. 3 with a resistor length of 100 nm has an interconnect pitch of 70 nm and a corresponding device size of 140 × 140 nm 2 . This is considerably larger than 10 nm but 50% smaller than 0.04 μm 2 , suggesting that the illustrated device may be suitable as a memristive synapse. However, we note that our experimental 5-μm-wide bar presented in Fig. 2(b) is 2-3 orders of magnitude larger than the target device such that our experiments do not demonstrate required device scaling, yet. A specific scaling concern is the spatial uniformity of the electrochemical deposition. In particular, the deposited metal nuclei should be smaller than the resistor area in order to avoid large property variations of neighboring devices in an integrated memristor array. The Cu nuclei in our experiments are 5-15 nm and 100-500 nm wide from the micrographs in Figs. 1(b) and 2(a) from PVD and electrodeposition experiments, respectively. We attribute the large size of the latter to the low nucleation rate for Cu electrodeposition on relatively insulating TaNx, as also discussed below. In contrast, we interpret the 5-15 nm PVD nuclei size as an approximate minimum stable nucleus size for Cu at room temperature, which is consistent with the envisioned 10 × 100 nm 2 resistor surface. We expect that even smaller devices will be possible by employing a higher-melting-point electrodeposited metal. We also note that the total amount of electrodeposited or deplated metal is fully determined by the current and pulse length to the device, assuming that current loss to neighboring devices is negligible. Thus, we expect that the envisioned 140 × 140 nm 2 synapses are feasible but may require separation/insulation of the electrolyte of neighboring cells. (2) Number of discrete resistance states: We experimentally demonstrate 10 distinct resistance states in our reversible electrochemical tests shown in Fig. 2(c) . This is 1-2 orders of magnitude below the desired 100-1000 levels. 10, 11 However, we note that the number of distinct resistance states in the current experiments is limited by the time-per-step of 50 s, which was chosen to be relatively large because of the manual experimental setup. We expect that automation of the experiments would allow shorter (and more) time steps and correspondingly more discrete resistance states. (3) Resistance range: Our PVD experiments demonstrate resistance changes by seven orders of magnitude during Cu deposition on TaNx/SOI. More importantly, the sheet resistance varies from 11 to 56 MΩ/◽ for submonolayer (0.64 ML) deposition shown in Fig. 1(b) . This range matches quite well with the reported target resistance range of 14-112 MΩ. 11 We note that increasing the amount of deposited metal to 2 ML yields approximately a factor of 100 between the low and high resistance states, and adjusting the device geometry allows us to control the overall device resistance. For example, the proposed 10 × 100 nm 2 bar (Fig. 3) would have a ten times higher resistance due to the aspect ratio of 10, yielding the desired range of 10-1000 MΩ proposed by Yu. 10 We conclude that the PVD results demonstrate that the desired resistance range can be achieved. However, our exploratory electrochemical results which demonstrate reversible resistance changes during deposition and deplating cycles have a much lower device resistance. This is because direct Cu deposition on the resistive TaNx/SOI substrate leads to nonuniform Cu nucleation and, in turn, very limited deposition/deplating reversibility. The addition of a Cu + Ti seed layer resolves the uniformity issues, but the new substrate (SiO 2 plus seed layer) is 10 8 times more conductive than the pristine TaNx/SOI, yielding a highresistance state of the device in Fig. 2(b) of ∼3 kΩ, which is approximately five orders of magnitude below the target resistance. Clearly, the reversible memristors presented in Fig. 2 , which use a conductive seed layer to facilitate uniform and reversible electrodeposition and deplating, are not suitable for the envisioned neuromorphic application. Instead, our memristor concept requires a materials system and electrochemical process which controllably and reversibly can deposit submonolayer metal on a material with limited conductivity. More specifically, we estimate the minimum resistivity ρ for a resistor with length L, width w, and depth d using ρ = Rdw/L, where R = 10 8 Ω is the desired memristor resistance in its high-resistance state (i.e., without deposited metal). 11 Considering a minimal practical 1-nm depth (d ≥ 1 nm) and a maximum practical aspect ratio of ten (L/w ≤ 10) leads to a minimum resistivity ρ ≥ 10 −2 Ω m. That is, the electrochemical process will need to operate with efficient and reversible electron and ion charge transfer on a surface of a material with ρ ≥ 10 −2 Ω m. We consider this the most ARTICLE scitation.org/journal/apm critical challenge for the further development of the proposed device. (4) Device up/down asymmetry: Our experiment in Fig. 2(b) shows an anisotropy in resistance change with deposition and deplating of 20%. This is above the previously recommended maximum asymmetry of 5%. 11 However, as proposed in the same study, 11 such a global asymmetry can be corrected by changing the pulse length or current, as also demonstrated in Fig. 2(c) . Correspondingly, we believe that our proposed device can be designed to exhibit acceptable write symmetry. (5) Operating voltage: Our electrodeposition and deplating experiments are done galvanostatically, yielding average voltages of −0.15 to +0.05 V vs reference voltage for the reversible deposition and deplating in Fig. 2(c) , respectively. This is within the ∼1 V range which is suitable for neuromorphic memristors. We envision that the ultimate device implementation will employ potentiostatic write cycles, with a voltage chosen to suppress undesired parasitic side reactions. Voltage (in contrast to current) pulses are also desired for integration into dense crossbar memristor arrays. The reading operation should be done at slightly lower potentials than the writing, in order to not cause any undesired additional deposition or deplating during read operation. Reading can, in principle, be done at potentials that are orders of magnitude smaller than the writing voltage, with a corresponding low energy cost for read operations. (6) Writing speed: Our experiments are all done using manually operated switches with writing pulse lengths that are many orders of magnitude larger than for the envisioned final device and therefore provide no direct insight into possible minimum pulse lengths. A definitive lower limit for the writing pulse length is given by the polarization speed of the electrolyte, which corresponds for a liquid electrolyte to the H 2 O molecule polarization relaxation time of 10 −9 s, which matches the previously proposed pulse length of 1 ns. 11 In addition, one needs to consider kinetic barriers for the electrochemical reaction processes including ion transport across the diffusion and Helmholtz double layers and the charge transfer rate, which is a function of the surface electron density in the conduction band. 53 In the worst case scenario, the writing step speed approaches the steady-state electrochemical deposition rate of, for example, 10 2 nm/s for fast electrodeposition 54, 55 such that the write time for a transition from the most to the least resistive state corresponding to 1 ML deposition would be 10 −3 s, yielding a pulse length of 1 μs for the case of 1000 discrete resistance states. This is three orders of magnitude slower than the proposed 1 ns pulse length. However, we note that ion diffusion that limits the steady state electrodeposition rate is not necessarily the limiting step for submonolayer deposition, since there may be already sufficient ions present in the Helmholtz layer or even physisorbed on the surface to complete a write step. Correspondingly, pulse lengths below 1 μs become possible. (7) Energy consumption: The energy per programing pulse for neuromorphic memristor applications is desired to be <10 −14 J. 10 Our electrodeposition and deplating experiments on macroscopic planar surfaces require, as discussed above, a 2.5 × 10 −2 C deposition charge for a 3-nm-deposition onto 10 6 μm 2 , indicating an approximately 20% "efficiency" for deposition and deplating, while the remaining charge is likely lost to competing reactions and deposition on passive components. Applying the same efficiency for deposition of 1 ML onto to the envisioned resistive bar (Fig. 3) with a surface area of 10 × 100 nm 2 requires a deposition charge of 10 −14 C for double-charged ions such as Cu 2+ . This corresponds to an energy consumption of 10 −14 J for an estimated applied 1.0 V electrochemical potential. This energy is for deposition of an entire monolayer, corresponding to 1.7 × 10 4 atoms representing the difference between the most and least resistive states. Thus, a device with, e.g., 1000 discrete resistance states would require only 10 −17 J per writing step, which is three orders of magnitude below the 10 −14 J requirement. 10 We note that this estimate includes inefficiencies of the electrochemical process but does not account for resistive and capacitive losses in the interconnect lines and cross talk between neighboring memristor devices. (8) Retention and endurance: Both retention and endurance are important performance metrics which are required for ultimate device development but are explored in our study only on a limited level, primarily because of the challenge with the resistance range discussed above. Nevertheless, the presented retention results indicate a maximum relative drift of ∼10 −5 s −1 , no systematic sign (increase or decrease) of resistance transients during read operation, and overall resistance fluctuations of ∼2% for a device with a 4.6-fold resistance change during a write-step. These results do not exclude possible retention issues for the envisioned memristor device but also do not reveal any retention challenges at this initial exploratory stage. Similarly, we have not systematically explored the endurance of our devices, but note that our proposed approach has the potential for higher reversibility and endurance in comparison to electrochemical memristor approaches that rely on intercalation and doping, which cause volumetric changes and associated degradation. In any case, retention and endurance will need to be quantified for any future implementation with a materials system that addresses the challenge of controlled and reversible submonolayer deposition on a relatively resistive substrate.
In summary, we propose a novel approach to the realization of a nonvolatile analog memristor based on submonolayer electrochemical metal deposition and deplating. Exploratory experiments demonstrate a resistance-reduction by seven orders of magnitude during Cu deposition on a TaNx/SOI stack and, most promisingly, a fivefold resistance change during deposition of just 0.64 monolayers. Electrochemical deposition and deplating experiments demonstrate reversible and repeatable access to a minimum of 10 ± 1 distinct resistance states but also reveal a key challenge, which is the need for a materials system, where reversible electrodeposition of submonolayer metal can be done on a relatively resistive (10 −2 Ω m) substrate.
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